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This dissertation explores CMOS RF design and reliability for portable wireless receivers. The 
objective behind this research is to achieve an increase in integration level, and gain more 
understanding for RF reliability. The fields covered include device, circuit and system. 
  
What is under investigation is a multi-band multi-mode receiver with GSM, DCS-1800 and 
CDMA compatibility. To my understanding, GSM and CDMA dual-mode mobile phones are 
progressively investigated in industries, and few commercial products are available. 
  
The receiver adopts direct conversion architecture. Some improved circuit design methods are 
proposed, for example, for low noise amplifier (LNA). Except for band filters, local oscillators, 
and analog-digital converters which are usually implemented by COTS SAW filters and ICs, all 
the remaining blocks such as switch, LNA, mixer, and local oscillator are designed in MOSIS 
TSMC 0.35µm technology in one chip. 
  
Meanwhile, this work discusses related circuit reliability issues, which are gaining more and 
more attention. Breakdown (BD) and hot carrier (HC) effects are important issues in 
semiconductor industry. Soft-breakdown (SBD) and HC effects on device and RF performance 
  iv
has been reported. Hard-breakdown (HBD) effects on digital circuits have also been investigated. 
This work uniquely address HBD effects on the RF device and circuit performance, taking low 
noise amplifier and power amplifier as targets. 
  v
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CHAPTER ONE: INTRODUCTION 
1.1 Motivation 
The wireless communication market has grown explosively in recent years with the fast 
development of new products and services. Current wireless communication systems such as 
BlueTooth, GSM, PCS, Wireless LANs, and GPS/satellite receivers, utilize the frequency 
spectrum between 800 MHz to 5 GHz for communication. As technology advances, the 
consumers demand wireless systems to be low-cost, low- power and with a small form-factor. 
Scaling of CMOS technologies has defied all predictions of technology limitations, and 
continues unabatedly toward the deep-submicron region. This not only promises gigabit 
integration, gigahertz clock rate, and systems on a chip, but also arouses great expectations for 
CMOS RF circuits in the 1-5 GHz range, where the dominant technologies are currently silicon 
bipolar and GaAs. Therefore, much recent effort in circuit design for wireless systems has been 
devoted to the design of a single-chip transceiver implemented in the low-cost CMOS 
technology [1], [2]. 
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The twentieth century saw the explosion of hardware defined radio (HDR) as a means of 
communicating all forms of audible; visual, and machine-generated information over vast 
distances. Most radios are hardware defined with little or no software control; they are fixed in 
function for mostly consumer items for broadcast reception. They have a short life and are 
designed to be discarded and replaced. Software radio (SR) uses programmable digital devices to 
perform the signal processing necessary to transmit and receive baseband information at radio 
frequency. Devices such as digital signal processors (DSPs) and field programmable gate arrays 
(FPGAs) use software to provide them with the required signal processing functionality. This 
technology offers greater flexibility and potentially longer product life, since the radio can be 
upgraded very cost effectively with software. 
  
With so many wireless standards deployed in the world, even several in one country, a multi-
band multi-mode handheld device is a basis for convenient and effective communication. 
  
Gate oxide breakdown has been studied extensively over the past few years. Many papers 
investigated the defect generation leading to breakdown and the nature of the conduction after 
breakdown. Recently, researches on the impact of MOSFET gate oxide breakdown on circuits 
have been reported [3]–[6]. In [6] it was demonstrated that digital circuits would remain 
functional beyond the first gate oxide hard breakdown, and an equivalent circuit was proposed 
describing the gate current in an nMOSFET after gate oxide breakdown. On one hand, RF 
circuits are sensitive to the parameters of their components; therefore BD is reckoned to have 
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severe impact on the performance of the circuits due to impedance mismatch and gain reduction 
[7]. On the other hand, big transistors are used in RF circuits; one small spot of BD path [8], [9] 
through the gate may not cause too much characteristic change. So it is worth investigating the 
performance of RF circuits after device BD. 
1.2 Research Goals 
This dissertation tries to design a multi-band multi-mode CMOS cellular transceiver suitable for 
SDR application, while exploring the possibility of integrating all the building blocks before 
baseband processing into one chip. 
  
Moreover, this research work deals with breakdown effects on RF performance. The degradation 
of S-parameters of 0.16 µm NMOS devices due to gate oxide breakdown is examined. An 
equivalent circuit model for MOSFETs after gate oxide breakdown is proposed. The influence of 
nMOSFET gate oxide breakdown on the performance of a low-noise amplifier and a power 
amplifier is studied using the equivalent circuit model. 
1.3 Outline 
The receiver architectures will be reviewed in Chapter 2. 
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In Chapter 3, a signle-pole three-throw switch design is presented. In chapter 4, low noise 
amplifier design issue is addressed. An improvement over existing design method is proposed. 
Chapter 5 deals with mixer. 
  
In Chapter 6, gate-oxide breakdown effect on device and circuit RF performance is explored. An 
equivalent BD circuit model is proposed, and used to evaluate BD impact on RF circuits. 
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CHAPTER TWO: TRANSCIEVER ARCHITECUTURE 
2.1 RF Front-end Circuit Fundamental 
As described in last section, in a transceiver, RF front-end circuits are usually composed of low 
noise amplifier, local oscillator, and mixer. The RF signal is received through the antenna, and 
then amplified by low noise amplifier to improve the signal-to-noise ratio. The output of low 
noise amplifier is down-converted from RF band to IF or baseband by a mixer. The reference 
frequency signal is provided by the local oscillator. The front-end circuits are most important 
blocks because they determine the selectivity and the sensitivity of the transceiver. And they are 
also the most difficult blocks to design because all of them work in very high frequency band, 
and are very susceptible to noises and interferences from inside or outside of the transceiver. 
Therefore, most efforts are put into the RF front-end circuits design. 
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2.1.1 Low Noise Amplifier 
For low noise amplifiers (LNA) in receiving systems, it is important to have low reflection 
coefficient at the input port, so that the energy of the received signal is totally absorbed and not 
reflected back causing an inefficient reception. The performance of the antenna filter may also 
be dependent on a well-defined termination. Thereby it is important to present a well-defined 
resistance to the antenna or antenna filter. The CMOS common source input port is capacitive 
and therefore an input resistance of for example 50 Ω has to be achieved by other means. 
  
The first stage in an amplifier is the most important part, as it will have a large influence on the 
noise figure. The ideal LNA should match the input impedance, be suitable for low voltage 
applications, and have lower noise contribution, higher gain, and good linearity. The 
inductively degenerated transconductance is quite often found in articles [10], [21] as a useful 
LNA. The circuit provides high gain while it still gives a good control of the input impedance. 
  
Another benefit of the inductive series feedback is that the noise can be kept lower than with 
other solutions to control the input impedance, such as resistive termination, common gate 
stages and shunt-series feedback. 
  
One way of increasing the gain is to use a cascode with a resonant tank at the output [11]. The 
current is transformed into a voltage in a resonant tank containing an inductor and a 
capacitance. Instead of using a lumped capacitance, it is possible to use the input capacitance of 
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a voltage follower. The voltage follower improves the driving of the next stage (in this case a 
mixer). 
  
The quality of the input matching is expressed by the input "return loss", S11, one of the s-
parameters for LNA. 
  
The reverse isolation of LNAs determines the amount of LO signal that leaks from the mixer to 
the antenna. The leakage arises from capacitive paths, substrate coupling, and bond wire 
coupling. In heterodyne receivers with a high first IF, the image-reject filter and the front-end 
duplexer significantly suppress the leakage because the LO frequency falls in their stopband. In 
homodyne topologies, on the other hand, the leakage is attenuated primarily by the LNA 
reverse characteristics. The reverse isolation can also be represented by , one of S-12S
parameters for LNA. 
  
In addition to the above parameters, the stability of LNAs is also of concern. In the presence of 
feedback paths from the output to the input, the circuit may become unstable fro certain 
combinations of source and load impedances. Since the terminal impedances of duplexers and 
image-reject filters cannot be modeled accurately now, an LNA design that is nominally stable 














+ ∆ − −
=
2
, where  and  are input and output return loss,  and  11S 22S 21S 12S
are LNA gain and reverse isolation, and 11 22 12 21S S S S∆ = − .  If K>1 and A<1, then the circuit is 
unconditionally stable. That means it does not oscillate with any combinations of source and 
load impedances. The difficulty in using K is that the S parameters of the circuit must be 
calculated (or measured) for a wide frequency range to ensure that K remains greater than unity 
at all working frequencies. 
  
From the equation, it is obvious that the LNA stability improves as  decreases, which means 12S
that the reverse isolation of the circuit increases. This can be obtained by using the cascode 
configuration. The cost of using cascode structure is a little bit higher noise figure. 
  
In addition, a LNA may become unstable because of ac ground and supply loops resulting from 
bond wire inductance. For BlueTooth and Wireless LAN applications, because of the very high 
working frequency, even a few nanohenries of inductance may provide considerable coupling 
between two stages through the ground node, thereby causing oscillation. Therefore, 
precautions in the design and layout as well as accurate package modeling are essential. 
  
As will be seen, the low noise required of LNAs typically governs the choice of the topologies 
and parameter values used in the design. This often means that only one transistor can be the 
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dominant contributor to NF, which usually is the input device, thus ruling out configurations 
such as source follower and resistive feedback. 
2.1.2 Mixer 
In a radio transceiver system, it is important that the transmitter does not generate unwanted 
signals outside the wanted frequency band that can interfere with other transmitted signals, as 
well as it is important for the receiver to reject unwanted signals. The selectivity of the receiver 
can be controlled either by a tunable filter or a superheterodyne receiver. The benefit with the 
tunable filter is that the demodulation can take place at a lower fixed frequency and that it is 
hard to make a simple tunable high frequency filter. 
  
The single mixer receiver converts both the desired radio frequency (RF) and the image 
frequency to the intermediate frequency (IF). The suppression of the image RF can be done 
with an RF filter in front of the RF amplifier or between the RF amplifier and the mixer, but 
then the IF need to be high enough for the image RF to be outside the receiver frequency band. 
It is also possible to exchange the single mixer with image-reject mixer architecture. This mixer 
architecture enables the use of very low IF. 
  
By integrating the receiver mixer on a chip, including the LO quadrature decomposition, it is 
common to retrieve 30-35 dB of image rejection. It is also possible to find articles reporting 
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minimum image rejection lower than 30 dB, waiving some of the requirements. A high image 
rejection is still feasible. The degree of image rejection relies on how well the in-phase (I) and 
the quadrature phase (Q) branches are matched in terms of gain and phase. The major errors 
arise from the quadrature decomposition of the local oscillator (LO) and the IF phase shift, but 
to retrieve a really high image rejection the mixer imbalance becomes equally important. 
  
There is always some kind of imbalance between mixers due to statistical spread in the 
semiconductor process. The major random variations in a semiconductor process are observed 
from one batch to another, but even within a batch there are some small variations between the 
components, usually termed mismatch. 
  
The transfer function of the mixer is time-variant and therefore it is usually simulated with a 
transient simulation where the output data if Fourier-transformed to get the frequency 
information of interest. It is possible to use a time-invariant approximation, and thereby be able 
to evaluate the statistical spread in the frequency domain directly. 
2.1.3 Frequency Synthesizer 
Frequency synthesizers can be implemented in many ways [12]. For an integrated multi-
standard radio transceiver, we want the synthesizer to be able to generate a tunable frequency in 
the GHz range with low phase noise and low spurious tones using minimum power. 
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A phase-locked-loop (PLL) based frequency synthesizer with narrow loop bandwidth is the 
most commonly used technique due to its high performance, namely, low phase noise and low 
spurious tones. But the need for off-chip high-Q components is not amenable to the integration 
of the synthesizer. In addition, the narrow loop bandwidth makes it unsuitable in an agile 
system where fast frequency switching is needed. As will be shown in later chapters, the VCO 
phase noise is dominant for the whole PLL output phase noise. 
2.2 Review of Receiver Architectures 
2.2.1 Basic Receiver Architecture 
 
 
Fig. 1  Basic receiver architecture. 
  
2.2.2 Conventional Superheterodyne Receiver 
Most RF communication transceivers manufactured today utilize some variant of the 
conventional super-heterodyne approach. In this system, shown in Fig. 2, the receiver is 
implemented with a collection of discrete-component filters and various technologies such as 
GaAs, silicon bipolar and CMOS. 
  
 
Fig. 2  Conventional superheterodyne receiver. 
  
The purpose of the discrete-component RF front-end filter is to remove out-of-band energy and 
perform rejection of image-band signals. The noise, or image-rejection filter, which follows the 
LNA, further attenuates the undesired signals present at the image frequencies. A RF channel-
select frequency synthesizer tunes the desired band to a fixed intermediate frequency where a 
discrete-component filter performs a first order attenuation of out-of-channel energy. High 
quality, low phase-noise, Voltage Controlled Oscillators (VCO) are typically contain with 




The challenge of fully integrating a receiver is to replace the functions traditionally implemented 
by high performance, high-Q discrete components with integrated on-chip solutions. Problems 
associated with full integration of the receiver can be separated into two categories. First, the 
integration of the receiver signal path requires the elimination of both the noise, or image-
rejection, filter and the discrete-component IF filter. Second, an integrated low-phase noise 
channel-select synthesizer must be realized using relatively low-Q on-chip VCOs with associated 
poor phase-noise performance. Three receiver architectures, which attempt to integrate much of 
the functionality of a discrete component receiver were studied for the promise of integration and 
providing multi-mode/multi-standard operation. 
  
Depending on the number of mixing stages and A/D sampling position/method, RF 
downconversion and A/D have the following structures: 
2.2.3 Direct Sampling 
See Fig. 3. 
  
 
Fig. 3  Direct sampling. 
  
Here, the ADC is doing RF sampling, the sampling method is bandpass sampling because 
Nyquist sampling or oversampling requires a higher frequency than the one no ADC can 
operates at in today’s technology. 
2.2.4 Direct Conversion 
It is also called single conversion, homodyne, or zero IF. In this approach, shown in Fig. 4, all of 
the potential in-band channels are frequency translated from the carrier directly to baseband 
frequencies using a single mixer stage. Energy from undesired channels is removed with on-chip 
filtering at the baseband frequency. In a direct conversion receiver, the IF stage is eliminated 




Fig. 4  Direct conversion architecture. 
  
In a homodyne receiver, all of the channels are frequency translated to baseband before any 
channel filtering is performed. This allows the possibility of on-chip programmable filter 
structures to accommodate the variable channel bandwidth therefore facilitating multi-mode or 
multi-standard operation. 
  
Although the direct conversion receiver allows for higher levels of integration than a super-
heterodyne system, there are problems associated with this architecture. Because the local 
oscillator is at the same frequency as the RF carrier, the potential exists for LO leakage to either 
the mixer input or to the antenna where radiation may occur. The unintentionally transmitted LO 
signal may reflect off nearby objects and be "re-received" leading to self-mixing with the local 
oscillator which results in a time-varying or "wandering" DC offset at the output of the mixer. 
This time varying DC offset, together with inherent baseband circuit offsets as well as DC 
components arising from second order intermodulation and 1/f noise, significantly reduces the 
dynamic range of the receiver. In addition, a direct conversion receiver requires a high 
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frequency, low phase-noise, channel-select frequency synthesizer, which is difficult to achieve 
with a relatively low-Q integrated VCO. 
  
ADC is doing baseband sampling. Usually it adopts oversampling. 
2.2.5 Low-IF 
See Fig. 5. 
  
 
Fig.5  Low-IF. 
  
2.2.6 Dual Conversion 
An alternative architecture, well suited for integration of the entire receiver, is the wide-band IF 
with double conversion architecture [13]. Shown in Fig. 6, this receiver system takes all of the 
potential channels and frequency translates them from RF to IF using a mixer with a fixed 
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frequency local oscillator (LO1). A simple low-pass filter is used at IF to remove any 
upconverted frequency components, therefore allowing all channels to pass to the second stage 
of mixers. All of the channels at IF are then frequency translated directly to baseband using a 
tunable, channel-select frequency synthesizer (LO2). Alternate channel energy is then removed 
with a baseband filter network where variable gain may be provided. 
  
This approach is similar to superheterodyne receiver architecture in that the frequency translation 
is accomplished in multiple steps. However, unlike a conventional superheterodyne receiver, the 
first local oscillator frequency translates all of the received channels, therefore maintaining a 
large bandwidth signal at IF. The channel selection is then realized with the lower frequency 
tunable second LO. As in the case of direct conversion, channel filtering can be performed at 
baseband, where digitally programmable filter implementations can potentially enable more 
multi-standard capable receiver features. 
  
 
Fig. 6  Wide-band IF with double conversion. 
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The wide-band IF architecture offers two potential advantages with respect to integrating the 
frequency synthesizer over a direct conversion approach. The foremost advantage is the fact that 
the channel tuning is performed using the second lower-frequency, or IF, local oscillator and not 
the first, or RF, synthesizer. Consequently, the RF local oscillator can be implemented as a fixed-
frequency crystal-controlled oscillator, and can be realized by several techniques which allow the 
realization of low phase noise in the local oscillator output with low-Q on-chip components. One 
such approach is the use of wide phase-locked loop (PLL) bandwidth in the synthesizer to 
suppress the VCO contribution to phase noise near the carrier. 
2.2.7 Digital IF 
See Fig. 7. 
  
 





Among the five receiver architectures, zero-IF is the most promising candidate for multi-
standard terminals as discussed in [14].  
2.3 Different Wireless Standards 
Table 1  Different Wireless Standards 






824-849(Tx) 30kHz FM AMPS FDD 
869-894(Rx)     
1710-1785(Tx) 200kHz GMSK DCS-1800 TDMA 1805-1850(Rx)     
890-915(Tx) 200kHz GMSK GSM TDMA/FDMA/FDD 935-960(Rx)     
880-915(Tx) 200kHz GMSK EGSM TDMA 925-960(Rx)     
1880-1910(Tx) 200kHz GMSK PCS-1900 TDMA 1930-1930(Rx)     
824-849(Tx) 30kHz /4 QPSK IS-54(IS-136)(D-AMPS) TDMA/FDD 869-894(Rx)     
DECT TDMA/TDD 1881-1897 1.728MHz GFSK 
802.11(DSSS) CDMA 2400-2483   QPSK 
1920-1980(Tx) 5MHz QPSK WCDMA(UMTS) CDMA 2110-2170(Rx)     
824-849(Tx) 1.25MHz OQPSK IS-95 CDMA 869-894(Rx)     




 The most widely used are GSM, DCS-1800 and IS-95. GSM is a standard that was developed by 
the European standards committee. The original version of GSM was used in the 900 MHz band 
through Europe. Then an upband version of GSM was added in the 1800 MHz band, which is 
now DCS-1800. GSM and DCS-1800 have been adopted by a large number of operators 
worldwide and have been captured the largest global subscriber base among current digital 
cellular mobile systems. IS-95 is gaining rapid deployment in Asia and North America. 
2.4 Architecture 
Based on the previous two sections, I am proposing to design and implement a GSM, DCS-1800 
and IS-95 compatible digital cellular transceiver, which one can carry traveling around the world 
without a second mobile phone. There have been multi-band mobile phones, but they are in the 
same mode, for example, GSM. This transceiver is specifically suitable for China, where GSM, 
DCS-1800 and CDMA coexist, and the government is managing to realize seamless service 
transfer between these different networks. 
  
The transceiver architecture is shown below in Fig. 8. 
  
 
Fig. 8  Receiver architecture. 
  
Signals from antenna will first be band filtered according to the standard the user is using, then 
amplified and direct down-converted to baseband. After a low-pass filter, the signal is ready to 
be put into ADC. VGA is need before ADC for proper loading of ADC. Switch, LNA, mixer, 
and local oscillator is designed in MOSIS TSMC 0.35µm technology. 
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CHAPTER THREE: SWITCH DESIGN 
3.1 Introduction 
3.1.1 Switch Parameter Definitions 
Switches are used primarily for controlling the signal flow. In wireless applications, switches are 
used to select different antennas or connect an antenna to a transmitter or to a receiver. The RF 
power transmitted is high and therefore switch must have loss insertion lost and hide power 
handling capability to maintain higher power-added-efficiency (PAE) of the power amplifiers. 
Basic requirements for such switches are low loss, high power handling, high linearity, high 
switch speeding, single low-voltage power supply operation, low power consumption, small size, 
and low cost. For the digital cellular communication system, the switch should have low 
distortion which requires  dBm, and insertion loss of about 1.0 dB at 1.9 GHz [15]. 1 30dBP >
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Because of finite impedance of the switching devices, the switch circuits do not have idea 
performance. The performance of the practical switch can be expressed by specifying its 
insertion laws and isolation as the basic design parameters. 
  
Insertion loss (IL) [16] is defined as the ratio of the power delivered to the load in the ON state 
of the ideal switch to the actual power delivered to the practical switch, in the ON state. 
  
Isolation ( SOI ) is defined as the ratio of the power delivered to load for an ideal switch in the ON 
state to the actual power delivered to the load when the switch is in the OFF state. 
3.1.2 Devices for Switches 
PIN diodes, MESFETs, and GaAs FETs are used extensively for switches. 
  
PIN diode circuits have lower loss and handle high power levels than do MESFET components; 
conversely, the latter have greater flexibility in the design of integrated subsystems, consume 
negligible power, and cost less. A MESFET can provide possible power gain if the device is used 





The microelectromechanical systems (MEMS) for ultr-low-loss switching applications have also 
been reported. 
  
CMOS switches are relatively less reported in the literature. 
3.1.3 Switch Types and Configurations 
There are several types of switches, such as single pole single throw (SPST) switch, single pole 
double throw (SPDT) switch, and single pole multi throw (SPMT) switch. These switches further 
are further classified into two categories: reflective and nonreflective. 
  
 




The switch shown in Fig. 9(a) is known reflective. This means when the switch is closed 
between ports In and Out1, port Out2 is not connected or it is open and any signal appearing at 
this port will be reflected. Switches having the used port terminated in 50 Ω as shown in Fig. 
9(b) is called nonreflective. These switches are released by adding a single series FET and 50 Ω 
resistor combination shunted to ground at each output port. The reflective switch configurations 
provide lower insertion loss than the nonreflective switch topologies. However, they have low 
output impedances for a shunt FET or high output impedance for a series FET when the switch is 
in the OFF state. 
  
There are three basic configurations that may be used for simple switch designed to control the 
flow of RF signals between various ports. These are shown in Fig. 10 for a SPDT switch, which 
consist of series, shunt, and series-shunt configurations. The series-shunt configuration is the 
most popular. The switch is ON when the series device is in the low impedance state and the 
shunt device is in the high impedance state. In the OFF state of the switch, the series device in 
the high impedance state and the shunt device is in the low impedance state. Isolation obtained 
with a series-shunt configuration is much better than that for either series or shunt switch. The 
insertion loss for the series-shunt configuration is worse than that for a shunt switch but better 
than that for a series switch. 
  
 
Fig. 10  Switch configurations: (a) series, (b) shunt, and (c) series-shunt. 
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3.2 Switch Analysis 
The switch is designed as a reflective single pole 3 throw (SP3T) switch, shown in Fig. 11. Since 
the number of throws is small, decoder/driver logic is not needed. 
  
 
Fig. 11  SP3T schematic. 
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Switching FETs are modeled by two lumped element equivalent circuit models: one when the 
deive is ON, and the second one is OFF [17], [18]. Fig. 12 illustrates the circuit schematics and 
their ON- and OFF-state equivalent circuits for series and shunt arms. The resistance sR  and 
capacitance sC  represent the parasitic resistance and capacitance resulting from the substrate. 
onR  is the ON-state resistance. The resistance offR  and capacitance  denote the OFF-state 









The equivalent circuits for calculating the insertion loss between antenna and output port, and 







Fig. 13  The equivalent circuits for calculating the insertion loss between antenna and output 
port, and isolation between two output ports. 
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From Fig. 13, IL  is expressed by (3.1), where ( )1 sQ j Cω=  and 0 50Z = Ω . 
  







on s off s off off off off
s off off
R Q R R Z Q R R Z C R C Z
IL
Q R R C Z
⎡ ⎤+ + + + +⎣ ⎦= +
+
0
               (3.1) 
  
In the first order approximation, onR  and offR  are inversely proportional to the gate width, and 
, offC sC  are proportional to the width, equation (3.1) can be written in the following form: 
,( )se shIL f W W= , where seW  and shW  are the width of the series and shunt device respectively. 
The optimum seW  and shW  can be found to provides the minimum insertion loss. 
3.3 Design and Results 
Since the ON resistance is in the same order of the load. i.e., 50 Ω, the insertion loss is very 
sensitive to its value. Then choosing the size of the series device is critical during design. On the 
contrary, the OFF impedance is high enough, the size of the shunt device is not so important. As 




Fig. 14  The width of the series transistor has very strong impact on the switch characteristics. 
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Fig. 15  The width of the shunt transistor has minor impact on the switch characteristics. 
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The final design result is shown as follows. 
 




Fig. 17  S-parameters of the switch. 
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CHAPTER FOUR: LNA DESIGN 
4.1 Review of LNA Design 
CMOS integrated LNA design is under active research. The design concerns for a given 
architecture include bias points, device size, power, matching, etc. Since the primary role of the 
LNA is to lower the overall noise figure of the entire receiver, noise optimization is widely 
addressed [19]–[25]. Contemporary methods usually fix one design variable, and optimize with 
respect to the remaining variables, but fail to give guidelines on how to find the optimum value 
for that fixed variable. Or some variable values can only be obtained by extensive simulation. 
For example, in [19], noise factor is related to gate over-drive voltage and power dissipation 
(PD), and optimized by fixing either  or PmG D. In the first method, no optimum  value is 
given. In the second method, device width can only be obtained by iterative simulation. 
mG
  
When deciding device size for a cascade structure, some people omit the noise influence of the 
cascading transistor, which introduces 40% extra noise power or 0.5 dB noise figure [20], to 
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obtain the width of the input transistor. No good methods are given for calculating the width of 
cascode transistor, except multiple simulations. 
  
Linearity is also under heated discussion. When analyzing nonlinearity, people have two 
different points of view. One is that the nonlinearity mainly results from the first stage [26]. 
People backing this opinion regard that the first amplifier stage as a tranconductor, while the 
second amplifier stage produces a unity current gain. The other point of view believes that the 










= + 2 , where 13IIP  and 23IIP  are the input-referred third-order 
intercept points of the first and second stage respectively. If the gain of the first stage 1A  is 
greater then unity, it can be seen that the second stage plays a more important role than the first 
stage in 3IIP . Therefore, in the cascode architecture, M2 contributes more to the linearity of the 
circuit, and should be designed for linearity optimization. 
  
To resolve this argument and gain insight on this issue, we recur to Volterra-series approach 
[27], since Volterra series is the best approach for identifying the linearity limiting factors of a 
given transtor technology for weakly nonlinear applications including LNAs [28]. 
  
Based on the aforementioned observation, an optimization method, with respect to noise, gain 
and linearity, without any prefixed value or iterative simulation, is proposed. The following 
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section provides the overall optimization method. Section III do the noise analysis, Section IV 
and V discuss the gain and IIP3. Model selection for analysis is briefly discussed in Section VI. 
A design example is illustrated in Section VII, with the results compared to some reports in the 
literature. Section VIII concludes this paper. 
  
The proposed method aims at a popular cascode structure with source inductively degenerated, 
shown in Fig. 18. Inductive source degeneration offers the possibility of achieving the best noise 
performance. Cascode structure can reduce the interaction of the tuned output with the tuned 
input, and reduce the effect of M1’s gate-drain capacitance. 
  
 
Fig. 18  LNA architecture. 
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Table 2 summaries a number of symbols used in the paper. 
  
Table 2  Process and Design Parameters 
 
Symbol Parameter 
W1, W2 Width of M1, M2 
L Transistor length 
ID DC current flowing through M1 and M2 
VGS DC gate-source voltage 
VDS DC drain-source voltage 
VBS DC bulk-source voltage 
VG1 DC gate voltage of M1 
VD1 DC drain voltage of M1 
Zin Input impedance 
gm Transconductance 
Cgs Gate-source capacitance 
ωT Cut-off frequency 
µ Electron mobility 
Rs Source resistance 
VTH Threshold voltage 
Vod VGS – VTH, over-drive voltage 
gd0 Output conductance at VDS = 0 
ω Angular frequency of operation 
Rl Series resistance of the inductor Lg
Rg Gate resistance 
ig Gate noise current 
id Drain noise current 
iout Output noise current 
k Boltzmann’s constant 



















The aforementioned optimization method is used on TSMC 0.35 µm LOGIC, 3.3V/5V Silicide 
process. DDV  is set at 3.3V, and channel length 0.35 µm. The design specifications are 1.8 GHz, 
8 mW. 
4.2 Overall Method 
By careful analysis, it is found that under power constraint condition, i.e., DI  is fixed,  and 




Generally, DI  is a function of , GSV DSV ,  and transistor width W , as in the form of BSV
( , , ,D D GS DS BS )I I V V V W= . For M1, it is obvious that  
  




( ) ( ) (2 2 2 2 1 1 1 2 1 2, , , , , , ,D D GS DS BS D b D DD D D D D )I I V V V W I V V V V V W I V W= = − − − = .      (4.2) 
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Here,  is set to bV DDV  for better linearity, which will be explained in Section V. Once  and  
are chosen, V
1W 2W
G1, VD1 can be solved from (1) and (2), and bias points are determined. There will 
be no need of lots of simulations for varies of bias points in order to find an optimum bias point 
as in [19], [20], [24]. Once bias points are decided, all the transistor small-signal parameters can 
be calculated, and other component values can be calculated. 
  
So noise figure, gain and linearity can be related to only  and . The design problem is 
actually an optimization problem, i.e. 
1W 2W
minimize ( )1 2,NF W W , 
subject to 50inZ = Ω , 
gain≥minimum gain requirement, 
IIP3≥minimum IIP3 requirement. 
4.3 Model Selection 
The SPICE LEVEL 1 MOSFET model is convenient in analytical treatments of MOSFET 
circuits, but not accurate in the shot-channel region. The more precise and popular BSIM model, 
however, is too complicated to be practical for circuit analysis. A simple, yet accurate model is 
need for analytical treatment of the circuit. Several compact models are among the choices, 
including alpha-power law [29], [30], nth-power law [31], transregional model [32], alpha-power 
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law and transregional model coupled model [33]. References [32], [33] are still not convenient 
for back on envelope derivation. Output impedance cannot be obtained in [29], [30] because their 
drain currents are not related to  explicitly. So [31] is chosen. dsV
  
The drain current in the saturation region is (1 )d DSAT dsI I Vλ= + , where 
( )nDSAT gs TH
eff
WI B V V
L
= − , ( )0 2 2TH T F bs FV V Vγ φ φ= + − − , 0 bsVλ λ λ= − . Then ,  




( ) ( )1 1nm gs TH
eff




= − + ds , 



















The nth-power law model parameters are first extracted. Fig. 19 shows good agreement between 







Fig. 19  dI -  characteristics of BSIM3V3.02 model and nth-power law model. L = 0.35 µm, W 





4.4 Noise Analysis 
The small signal model for noise calculation is shown in Fig. 20. gdC is neglected for simplicity. 
Anyhow, it can only bring 0.1 dB noise figure improvement when considered [34]. Instead, the 
channel resistance  [35], which is omitted in most of the analysis in literature, is included, 
because it brings shift to input impedance, working frequency, and noise figure [36].  is also 
included since it is found that can be as high as one third of . It is also assumed that 






Fig. 20  Small signal model for noise calculation. 
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= , gR  is the sheet 










=i kTδ= , , 4 / 3δ = , 2 04dj d ji kT gγ= , 









= , 0.395c i= ; 2 4s sv kT= R , 
2 4l lv kTR= , 
2
1 14rg gT=v k , R
2
2 24rg gkTR=v  [37]. 
  
The input impedance of the circuit is given by ( )1
1
1
in g l T s s g
gs




= + + + + + , 







= , Q is the quality factor of gL , a parameter 




s g gsL L C
ω =
+
,                                                     (4.3) 
  
and impedance matching requires  
  
50s inR Z= = Ω .                                                        (4.4) 
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Note that 1 1 1 1 1 11
1 1 1 1 1 1
( , , ) ( )
( , , ) ( )
m G D m
T
gs G D gs
g V V W g W
C V V W C W
ω = = , 1Tω  is a sole function of  and . From (3) and 
(4), it is obvious that 
1W 2W
sL , and gL  are functions of  only. In other words, once  is chosen, 1W 1W
sL and gL  can be calculated from (3) and (4). 
  
The noise contributions of each noise component, sR , lR , 1gR , 1gi , , 1di 2gR , 2gi  and , are 
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                                                  (4.12) 
  
Because 1gi  and  are correlated, their contribution to the power of output noise current should 
be calculated together as follows:  
1di
  
1 1 1 1, , ,g d gout i i out i out i
i i i+ d= +                                                   (4.13) 




g d g d gout i i out i i out i i
i i i+ += ⋅ d+                                              (4.14) 
( )( )
( )1 1 1 1
2 2 2
1 1 1 2 1 12 2 2
, , , 2 2 2 2
1 2 2
2
2g d g d
g d m m s l g s T s
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i i c g g R R R R L
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      (4.15) 
  
where the last term in (15) represents the output noise power due to the correlation. Treating 2gi  
and  the same way yields  2di
  
2 2 2 2
2 2
2 2 22 2 2
, , , 2 2 2
2 2
2
g d g d
2g d m g
out i i out i out i
m gs







s                          (4.16) 
  
The total power of the output noise current is then  
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1 2 1 1 2
2 2 2 2 2 2 2
, , , , , ,s l g g g d gout out R out R out R out R out i i out i i









From (5), (6), (7), (10), (15) and (16),  
  
   (4.17) 
4.5 Gain Analysis 
Assuming M2 produces a unity current gain, the output impedance of the LNA outZ  is 
approximately , where ( )2 2 2 11 m mb o outg g r Z r+ + +⎡ ⎤⎣ ⎦ 2o 1outZ  is the output impedance of M1, using 




Fig. 21  Small signal equivalent circuit for calculating outZ . 
  
1outZ  is obtained using the circuit in Fig. 22 as  
  
( )
2 2 2 2
1 1 1 1
1 1
1
1s T o s mb o so m
s l g i
L r L g r Lr g
R R R r
ω ω ω








Fig. 22  Small signal equivalent circuit for calculating 1outZ . 
  
Hence, outZ  can be written as out out outZ R jX= + , where  
  
( )
2 2 2 2
1 1 1 1
2 2 2 1
1 1
1 s T o s mb o sout m mb o o o
s l g i
L r L g r L
2R g g r r rR R R r
ω ω ω⎛ ⎞+ +
= + + + +⎡ ⎤ ⎜ ⎟⎣ ⎦ ⎜ ⎟+ + +⎝ ⎠
, 
and                                    ( ) ( )2 2 2 1 11 1out m mb o mb o sX g g r g r Lω= + + +⎡ ⎤⎣ ⎦ . 
  





















where s out outQ X R= , ( )2 1p s outR Q R= + , 1p LQ R R= − . 
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 is the incremental current flowing into the drain 
of M1, and ( )
2
s
x s g l g
s
v
v v j L R R
R
ω= − + + . 
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4.6 IIP3 Analysis 
The large-signal equivalent circuit for the two transistors together with the source degeneration 
inductor is shown in Fig. 23. 
  
 
Fig. 23  Equivalent large-signal circuit for Volterra-series calculation. 
  
It was first linearized at the operating bias. The resulting linear circuit was then solved using 
compacted modified nodal analysis (CMNA) [40], [41] 
  
( ) ( )1Y s H s I1⋅ =                                                       (4.18) 
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where is the CMNA admittance matrix at frequency ( )Y s ( )s jω , ( )1H s  is the vector of first-
order Volterra kernel transforms of the node voltages, and I  is the vector of the node 
excitations. The admittance matrix Y  and the excitation vector I  were obtained by applying the 
Kirchoff's current law at every circuit node. The unknowns are the node voltages. The unknown 
currents associated with zero impedance elements, such as voltage sources, were eliminated in 
advance. The circuit output and the voltages that control nonlinearities can be expressed as a 
linear combination of the elements of ( )1H s . With ( )1H s  solved, the same circuit was excited 
by the second-order nonlinear current sources 2I , which were determined by the first-order 
voltages that control individual nonlinearities, and the second-order derivatives of all the I V−  
nonlinearities. Every nonlinearity in the original circuit corresponds to a nonlinear current source 
in parallel with the corresponding linearized circuit element. The orientation of these current 
sources is the same as the orientation of the controlled current in the original nonlinear circuit. 
The node voltages under such an excitation are the second-order Volterra kernels  ( )2 1 2,H s s
  
( ) ( )1 2 2 1 2,Y s s H s s I2+ ⋅ =  
  
where ( )1 2Y s s+  is the same CMNA admittance matrix used in (18), but evaluated at the 
frequency . 1 2s s+
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In a similar manner, the third-order Volterra kernels 3H  were solved as response to excitations 
specified in terms of the previously determined first- and second-order kernels 
  
( ) ( )1 2 3 3 1 2 3Y s s s H s s s I3+ + ⋅ + + =                                        (4.19) 
  
outP  versus , the third-order input intercept (inP 3IIP ) at which the first- and third-order signals 
have equal power, and the (power) gain can then be obtained from 3H  and 1H . 
  
In the presence of a multi-tone input, the node voltages at each mixed frequency for each node 
can be expressed using the solved Volterra kernels. For a two-tone input ( )1 2cos cosA t tω ω+ , 















= ⋅ , 
  
where sR  is the source resistance. 
  
Unfortunately, the 3IIP  expression is too complex to show and to provide any design insight. 
However, it is useful for prediction and optimization through mathematic software such as 
MATLAB. 
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4.7 Results and Discussion 
Fig. 24–26 show the dependence of noise figure, gain and IIP3 on  and . 1W 2W
  
 








Fig. 26  IIP3 with respect to  and . 1W 2W
  
From the above three figures, it can be concluded that M1 contributes mainly to the noise and 
gain, while M2 to linearity. 
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To get an optimized device width for each transistor, it is straightforward to look at the contour 
graph of the noise figure, gain and IIP3, shown in Fig. 27. For the sake of easy implementation, 
both  and  are chosen as 146 µm. 1W 2W
  
 
Fig. 27  Contour plot of noise figure, gain and IIP3. 
  
The simulation results in Cadence Spectre are shown in Fig. 28. The noise figure and transducer 
gain is well matched between the predicted values and simulation results. The circuits S-
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parameter performance is also very good. In Fig. 28(a), it can be seen that (around 0.22 
dB) is not achieved at the desired frequency due to power matching instead of noise matching at 











Fig. 28  Simulation results of (a) noise figure, (b) voltage gain, (c) S-parameters. 
  
The design is compared with other designs reported in the literature in Table 3. For the sake of 
fairness, the designs compared are simulation results using cascade structure with source 
inductively degenerated and using CMOS technology. This work provides very good 
performance in terms of noise, gain and linearity, demonstrating the merit of the design method 
used in this work. 
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Table 3  Comparison of Recent LNA Reports 



















-15 -17.8      
IIP3 (dBm) -1.5  0 1.27  >-10  
OIP3 (dBm) 14   10.7    
Power (mW) 8.55 23.4 4.5 4.8 9 7.1 8 
Frequency 























Year 2001 2001 2001 2001 2002 2002 2004 
Power Supply 



























S11 (dB) -8.5 -24  -17  -40 -16.4 
S21 (dB) 13.3 15 13.4 15 17.5 13 32 
S12 (dB)    -24   -38 





In a LNA design, bias point and device size are treated as independent variables. While device 
size tailoring is theoretically well researched, bias point is still obtained by extensive simulation. 
This work discusses a noise, gain, and linearity optimization under power constraint, with the 
independent design variables reduced to only device size. A noise, gain and linearity concurrent 
optimization method for an integrated cascode CMOS LNA under power constraint is 
demonstrated. Comparison between the result from this method and those from other methods 
show its superiority. It can easily be adapted to single-transistor and differential CMOS LNAs, as 
well as their bipolar counterparts. 
 
  65
CHAPTER FIVE: MIXER DESIGN 
5.1 Introduction 
Study in linearity of mixer is a strong interest more recently. At high frequencies, and 
particularly with narrowband circuits, it is more common to characterize the distortion produced 
by a circuit in terms of a compression point or an intercept point. Therefore, third-order intercept 
point (IP3) and –1 dB compression point becomes two important figures to represent the linearity 
of a mixer. In recent years, the power consumption has also become a critical design concern 
driven by the emergence of biosensor or mobile applications. As system designers strive to 
integrate multiple-systems on-chip, power consumption has become an equally important 
parameter that needs to be optimized along with area and other factors. 
  
Based on aforementioned observations, a method is proposed for the power optimization of 
CMOS Gilbert cell which is quite popular between designers, and the method is easily extensible 
to single-balanced active mixers. The relationships between the power consumption of Gilbert 
cell and the linearity and other main factors are described. In investigating these relationships, 
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qualitative models in mixers have been developed whose predictions agree very well with 
sophisticated simulations. This chapter is organized as follows: in Section 5.2 principles and 
theory analysis for the Gilbert cell and discussion on the power consumption strategy is 
provided. In Section 5.3 predictions and simulations are compared. Finally, the research is 
summarized. 
5.2 The Gilbert Cell and Theory Analysis 
A widely used active mixer in CMOS designs is the Gilbert cell, shown in Fig. 29, because of its 




Fig. 29  CMOS Gilbert cell. 
  
It has three differential pairs: two for switch stage and one for transconductance stage. Therefore, 




Fig. 30  Differential pair. 
  
The simple square-law MOSFET model for large signal characteristics analysis is not accurate 
for modern short-channel technologies, and a better approximation for the I-V relation of a MOS 
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Combining (5.2), (5.3) and (5.4), the following equation for the differential pair is obtained:  
  
2 2 2 2 2
2 22 2( ) ( ( )) ( ) ) ( ( )) ( )
2 2in o o B o B o B o B o
V f I I I I I I I I I I
K K K K K
θ θ θ θ θ
= = + + + + − − + −     (5.5)   
  
Taylor series are usually used for weakly nonlinear behavior analysis because it is simple. We 
can write differential pair output signal I0 as a function of the input Vin as follows:  
  
1 3
1 3 5( ) ......o in in in inI f V c V c V c V
−= = + + +5                                          (5.6)                         
  
By combining (5.5) and (5.6), the following results can be achieved:  
  
2 2 2
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Assuming that the commutating MOSFETs act as perfect switches, the main contribution of 
distortion for the mixer is from the input MOSFETs. The input MOSFETs transconductance can 
be modeled as weak nonlinear. The IIP3 of Gilbert cell given in (5.5) has been used as a linearity 









= ≅                                               (5.9) 
  
A more accurate expression can be achieved by instituting the coefficients c1 and c3 with (5.7) 
and (5.8). The model is accurate only when Iss is large so that a large input Vin is permitted with 
linearity and the large-signal model is a good selection then. In fact, the model is inaccurate 
when Iss is small, however, because it does not consider the input nonlinear impedance 
components, gate-source capacitance (Cgs) and feedback component through gate-drain 
capacitance (Cgd) and the non-linearity of the transconductance of the transistors for low current 
density. Also, in many works, such as [47], [48], small-signal model is employed to analyze the 
linearity of transistors. We can suggest two tail current tradeoff Iss1 and Iss2. There are three 
regions, at the third region, Iss ≥ Iss2, the transistor model used for equation (5.9) is accurate for 
high current density. At the first region, Iss ≤ Iss1, the small-signal model is accurate for small 




The suggested small-signal model is shown in Fig. 31 and employed to calculate the IIP3 when 
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where K3 is the K parameter of Ma or Mb, β is an intermediate parameter: 
  
( ) ( ) m dsg s gs g s gd
gd d





= + + +
+




Fig. 31  Small-signal model of transconductance stage. 
  
The conversion gain of the Gilbert cell in transconductance of differential pairs is 
  
3c m Lg g Rα= ⋅ ⋅                                                         (5.12) 
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5.3 Simulation Results 
To validate the theory, the TSMC 0.35-µm process BSIM3V3 models are used for the linearity 
of Gilbert cell study. The output load is RL = 300 Ω, input LO power is V0 = 0.6 V. The input 
reference impedance is 50 Ω. The IIP3 of the mixer is simulated using SPECTRE-RF periodic 
steady-state (PSS) analysis and periodic AC (PAC) analysis. Two tones with equal size are 
traditionally used to test the IIP3 of a design. A new test method using unequally sized test tones 
has been described and discussed in [50], it is more accurate and fast.  We use this method to test 
the IIP3 of our design for more sophisticated simulation. The predicted (computed numerically) 
and simulated values for the IIP3 are shown in Fig. 32, in which fairly good agreement is 
observed. For getting a good linearity performance and also power consumption, the Iss2 can be 
selected as tail current supply. Fig. 33 shows the relationship between noise figure and tail 
current. The conversion gain is also simulated using SPECTRE-RF, it increases with the 
increasing tail current at the first regions, and the second region is the optimal tail current region 
where the conversion gain is constant. Due to the degeneration of the conversion gain of 
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switching pairs as discussed previously and the subtracting nature of the third-order harmonic, a 
reduction of the conversion gain will appear in the third region, as shown in Fig. 34. 
  
 








Fig. 34  Simulated SSB NF versus SSI  with different LO input amplitude. 
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Linearity can also be improved by increasing the gate overdrive voltage. The transconductance 
stage transistor can be operated in strong inversion if a sufficient overdrive is obtained [51]. 
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⎟                               (5.14) 
  
From (20), linearity can be improved by increasing the gate overdrive. However. Ihe large 
overdrive leaves little voltage headroom under 3.3 V supply to ensure the transconductance stage 
stays in the saturation region. Increasing the gate overdrive will also increase the power 
consumption which is unfavorable for low power application. A moderate conversion gain is 
necessary to reduce the noise contribution of the IF or baseband amplifier to the overall noise 
figure of the mixer. 
  
The noise figure of a mixer is dominated by the current switch stage and is higher than that of a 
low-noise amplifier. The input transistor contributes 2-3 dB to the overall noise figure [52]. 
Common-gate and common-source input stages do not make too much difference in the noise 
contribution. A small gate overdrive voltage of the switch requires smaller LO power to turn the 
switches on and off effectively. This reduces the LO power and makes the switches more ideal. 
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Non-ideal switching, such as when the switches arc not completely turned on and off, reduces the 
conversion gain and increases the noise figure [53]. 
  
To validate the theory, the mixer is simulated using Cadence Spectre-RF. The BS1M3V3 MOS 
model parameters for the TSMC 0.35 urn CMOS process are used. 
  








Table 4 summarizes the mixer performance. 
  
Table 4  Summary of Mixer Performance 
Mixer performance Value 
Supply voltage 3.3V 
Frequency 1.8 GHz 
NF (SSB) 8.2 dB 
IP3 (input) -12dBm 
1dB compression point -21dBm 
Conversion gain 7 dB 
Technology 0.35µm CMOS 
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CHAPTER SIX: GATE-OXIDE BREAKDOWN ON DEVICE AND 
CIRCUIT PERFORMANCE 
6.1 Introduction 
Gate oxide breakdown (BD) has been studied extensively. Many papers investigated the defect 
generation leading to breakdown and the nature of the conduction after breakdown. Recently, 
researches on the impact of MOSFET gate oxide breakdown on circuits have been reported [3]–
[6]. In [6] it was demonstrated that digital circuits would remain functional beyond the first gate 
oxide hard breakdown, and an equivalent circuit was proposed describing the gate current in an 
nMOSFET after gate oxide breakdown. On one hand, RF circuits are sensitive to the parameters 
of their components; therefore BD is reckoned to have severe impact on the performance of the 
circuits due to impedance mismatch and gain reduction [7]. On the other hand, big transistors 
are used in RF circuits; one small spot of BD path [8], [9] through the gate may not cause too 




The devices used in this work are fabricated with 0.16 µm CMOS technology with channel 
length L = 0.16 µm and channel width W = 10 µm. The oxide thickness tox is 24 Å. The devices 
are tested with Cascade Probe Station, Agilent 4156B Precision Semiconductor Parameter 
Analyzer, and Agilent 8510C Network Analyzer. 
  
The oxide breakdown voltage is first determined from the Voltage Ramp Test (VRT). After 
VRT the stress condition is then set at constant gate voltage VG = 4.5 V and constant drain 
voltage VD = 2 V with the source and the substrate grounded. High VGS is set to get a fast and 
easy-to-observe breakdown occurrence. Because MOSFET devices are usually working in the 
saturation region in analog and RF circuits, the gate oxide breakdown is more likely to occur 
than under conventional TDDB conditions because of acceleration caused by hot-hole injection. 
High VDS is also used in the stress in order to mimic the circuit operation condition and embody 
this effect. The stress automatically stops to avoid further damage to the oxide when the gate 
current meets a threshold of 1 mA, S-parameters are then measured and the BSIM3V3 model is 
extracted. Comparison between fresh and stressed IG - VG curves confirming the occurrence of 
hard breakdown are shown in Fig. 36. The gate current is described very well by exponential 
voltage dependence [54]. 
  
 
Fig. 36  gI - gV  characteristics before and after device breakdown. 
  
6.3 Equivalent Circuit Model of a MOSFET after Gate Oxide Breakdown 
In [6] post-breakdown nMOSFET gate characteristics were explained by the position of a 
constant-size breakdown path, and a post-breakdown MOSFET equivalent circuit was proposed 
to split the original MOSFET into two transistors (represented by level-1 model) and add a 




When evaluating their results, several issues were identified: 1) Level-1 model is a little bit 
obsolete; 2) Transistor has a size limit, otherwise punch-through will occur. So simulator cannot 
handle the breakdown position from 0 to the whole channel length; 3) The two new transistors 
bring two more diffusion regions, which do not exist in the real post-breakdown transistor. 
  
Based on the aforementioned observations, a modified equivalent circuit, which aims at RF 
applications, is proposed and shown in Fig. 37. 
  
 
Fig. 37  Equivalent RF circuit after gate-oxide breakdown. 
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The equivalent circuit includes the intrinsic transistor, the terminal resistances (Rg, Rd, Rs), the 
substrate resistances (Rdb, Rsb, Rdsb), the overlap resistances (Cgdo, Cgso), the junction 
capacitances (Cjdb, Cjsb), and the two inter-terminal resistances (Rgd, Rgs). Rg and the RC 
substrate network are included for more accurate RF modeling [55]–[57]. When either Rgd or 
Rgs is large enough, the modified equivalent circuit leads to the gate-to-source or gate-to-drain 
extension breakdown. With different values of Rgd and Rgs representing the conducting path 
from gate to drain, from gate to source, or from gate to both drain and source [58], the gate-to-
channel or gate-to-extension breakdown [59]–[61] can be distinguished and modeled. In this 
paper, breakdown occurs at about 0.15 µm from the source of the devices tested. 
  
The validity of the present equivalent RF circuit is verified by measured and simulated results 
for fresh devices before oxide breakdown as well as for those results after breakdown as shown 
in Fig. 38 and Fig. 39, where W = 10 µm, L = 0.16 µm, tox = 2.4 nm, VT = 0.4 V, Rg = 85.4 Ω, 
Rd = Rs = 12.14 Ω, Rgd = 6.88 kΩ, Rgs = 23 kΩ, Cgdo = Cgso = 15.3 fF, Cjdb = Cjsb = 7 fF, 
Rdsb = 80 kΩ and Rdb = Rsb = 49.37 Ω are used for simulation. The model is then used to 
determine how the gate oxide breakdown affects RF circuit performance. 
  
 
Fig. 38  I-V curves (square tick: fresh measurement, triangle tick: post-BD measurement, x-mark 





Fig. 39  S-parameters degrade after device breakdown (solid squares: fresh measurement, empty 





6.4 Device Performance Degradation 
It is clear from Fig. 39 that S-parameters degrade significantly after breakdown. After BD either 
a gate-to-channel or a gate-to-extension resistive path is formed. This changes the input 
impedance at the gate as evidenced by S11; another connection between the gate and the drain 
other than the original capacitive path, which explains the significant degradation of S12; and 
the change of the output impedance at the drain, which related to change of S22. The 
degradation of S21 is consistent with the decrease of gm as in Fig. 40. 
  
 
Fig. 40  Transconductance ( DV  = 1.5 V) degrades after device breakdown.  
  
The measurement results are similar to the report in [62] that nMOSFET S-parameters degrade 
due to hot carrier (HC) effects. Yet there exists difference in the significance of S-parameters 
degradation. Here, S12 changes most, while in [62] S21 and S22 change more than S11 and S12. 
The difference lies in the fact that in HC stressing, the damage of interface states and charge 
trapping is more likely to appear near the drain end, and there is parasitic drain series resistance 
increase [58], [63], [64] in NMOS, thus more impact is brought on the parameters related to 
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output. After BD the damage is a conduction path inside the gate. The isolation between the gate 
and the drain is broken, thus the reverse transmission S12 suffers most. 
6.5 Circuit Performance Analysis 
The above equivalent RF circuit after gate oxide breakdown is plugged into the Cadence Spectre 
simulation of an LNA. Fig. 41 shows a narrow band LNA designed at 1.8 GHz. A cascode 
structure is used to minimize the Miller effect and increase the gain. Source inductive 
degeneration is adopted to improve linearity. The inductance at the drain of the cascode device 
creates a resonant load with the input capacitance of the following mixer stage. Both the input 
device M1 and the cascode device M2 are composed of 20 fingers with each being 10 µm wide. 
  
 
Fig. 41  Schematic of LNA. 
  
It is worth mentioning that not all fingers experience breakdown simultaneously. The condition 
where only one finger of the input device breaks is first investigated. It can be seen in Fig. 42 
that all S-parameter curves drift towards higher frequency and most of these curves change 
drastically. At 1.8 GHz S11 changes from –19.24 to –6.19 dB, a 68 % reduction; S21 diminishes 
from 30.59 to 23.47 dB and S22 changes from –17.9 to –6.37 dB. S12 changes only slightly. 
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Obviously, the circuit can no longer meet the usual –15 dB requirements of S11 and S22 after 
one finger of M1 breakdowns. From Fig. 43 and 44, the equivalent noise resistance of the circuit 
jumps from 5 to 18 Ω, and the noise figure changes from 0.54 to 1.81 dB at 1.8 GHz. Even after 
BD, the noise figure can still meet the general requirement of 2 dB. 
  
 
Fig. 42  Circuit S-parameters change before and after one or two fingers of M1 breakdown. 
  
 





Fig. 44  Change of the noise figure before and after up to two fingers of 1 breakdown. 
  
To explore other probable impacts of different numbers of BD fingers and different BD 
locations, several other simulations are done. Fig. 42–44 also show S-parameters, equivalent 
noise resistances, and noise figures of the LNA after up to two fingers of M1 break down. These 




The circuit performance degradation can be explained by the following. After BD a leakage path 
exists across the gate oxide [7]. This adds another noise source to the transistor, thus degrades 
the NF. Also the drastical increase in gate current significantly increases the real part of the 
complex input impedance. The immediate impact of such a change is to destroy the impedance 
matching condition, which is critical for LNA performance. Thus, circuit S-parameters degrade 
significantly, or even become unacceptable. 
  
However, the breakdown of the cascode device is found not so crucial to the operation of the 
LNA. Table 5 and 6 list S-parameters and noise figures after several fingers of the cascode 
device break, while none or one finger of the input device breaking down at the same time. No 
matter whether none or one finger of the input device breaks, the breakdown of one or several 
fingers of the cascode device does not bring more significant damage to the LNA functionality. 
The main function of M2 is to provide better isolation between input and output ports rather than 
to provide significant gain. Besides, added noise at the first stage, M1, is more critical than latter 
stages, M2, to the overall noise performance. So breakdown of M2 has less severe effect than 







Table 5  S-parameters in Decible with None or One Finger of the Input Device Breaks down 
None finger of M1 breaks 




M2 S11 S21 S22 S11 S21 S22 
0 -19.24 30.59 -17.9 -6.19 23.47 -6.37 
1 -20.43 30.36 -17.89 -6.18 22.95 -6.21 
2 -20.31 30.14 -17.15 -5.82 22.56 -6.18 
3 -20.56 29.87 -16.77 -5.64 22.11 -5.95 
4 -20.05 29.60 -15.39 -5.54 21.65 -5.49 
5 -19.25 29.43 -15.10    
6 -17.95 29.22 -14.16    
 
  
Table 6  Noise Figure with None or One Finger of the Input Device Breaks down 
Number of 
breakdown fingers of 
M2 
0 1 2 3 4 
None finger of M1 
breaks down 0.540 0.542 0.543 0.545 0.545 
1 finger of M1 breaks 
down 1.81 1.831 1.845 1.864  
 
  
6.6 Effect of gate oxide breakdown on PA 
6.6.1 Introduction 
High efficiency in power amplifiers is always pursued. The class-E power amplifier, shown in 
Fig. 45, first devised by Sokal [65] and further analyzed in [66]–[68] has shown enormous 
potential in the area of high efficiency power amplifiers. The superior efficiency of the class-E 
power amplifier is due to its ability to displace the current and voltage waveforms of the switch 
with respect to time in order to allow minimum overlap, thereby reducing the power loss across 
the switch. This is done by reducing the drain voltage of the transistor to zero prior to the 







Fig. 45  (a) Standard single transistor Class-E power amplifier. (b) Equivalent circuit used to 
estimate ideal operation with the MOSFET replaced by an ideal switch. The circuit can be 
thought of as having two states of operation, the “off” state and the “on” state.  In the first stage, 
the switch is open, symbolizing the transistor being turned off (i.e. not providing any current).  In 
this stage, the current from the choke inductor plus the current from the LCR circuit is fed into 
the capacitor, thereby leading to a buildup of voltage across the shunt capacitor switch 
combination.  The current buildup within the shunt capacitor is discharged through the switch 
when the switch is closed during the “on” stage. 
  
  
Nonetheless, the exceedingly high electric fields existing within power amplifier transistors 
during its operation can easily exceed the breakdown voltages in modern sub-micron 
technologies. It is known that the portion of the gate oxide near the drain ruptures most 
frequently in power amplifiers due to the exceedingly high drain voltages [23]. For example, the 
standard class-E power amplifier [65] is known to suffer from a maximum drain voltage of 
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3.57× DDV , therefore making this type of power amplifier a prime candidate for oxide breakdown 
in the gate to drain region. 
  
Meanwhile, an equivalent RF circuit model [69] has been proposed to investigate the effect of 
gate oxide breakdown on RF circuit performance. This paper adopts the equivalent model to 
analytically model the amplifier in post-breakdown operation. 
6.6.2 Analysis on Performance of Class-E Power Amplifier after Gate Oxide Breakdown 
As mentioned earlier, the switch transistor is exposed to large voltage stresses during the “off” 
stage of the RF cycle.  Over time, this voltage stress can lead to destruction of the oxide region 
between the gate and the drain of the MOSFET used as the amplifying device.  However, all 
fingers in a multi-finger device, such as those frequently used in RF/Analog applications, usually 
will not break down all at once. Typically each finger will break down in its own time. This 
allows one to measure the level of breakdown by analyzing how many fingers have deteriorated. 
  
For the breakdown effects on circuit operation to be analyzed, the original MOSFET in Fig. 45 is 
replaced with the post-oxide breakdown RF circuit model and is shown below in Fig. 46.  All of 
the external parameters surrounding the MOSFET were calculated using the generated 
parameters in the BSIM3v3 model file obtained from the tested transistor and the BSIM3v3 
equations given in [70]. After multiple simulations of the proposed class-E circuit, it was found 
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that the only parameter that made a significant contribution to the output of this circuit was the 
gdR  resistance. dR  and sR  were included in the MOSFET “on” and “off” resistance values and 
gR is bound with gdR .  For this reason, Fig. 46 only displays the gdR  resistance parameter. 
  
 
Fig. 46  The revised class-E power amplifier. 
  
The method used to analyze the breakdown effects on the circuit operation analytically is similar 
to that employed by [57], [58]. The analysis presented here makes the following assumptions: 
 (1) The output capacitance of the transistor is independent of the switch voltage. 
 (2) The current fall time from the “on” to “off” state is ignored. 
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 (3) The signal at the gate of the transistor is a square wave with a 50% duty cycle. 
 (4) The “on” and “off” resistances are both constant. 
 (5) The Q factor of the load is large enough to only allow sinusoidal output current to 
pass, thus providing an output current of  
  
)sin( 000 φω +⋅⋅= tIi c                                                     (6.1) 
  
where Io is the amplitude of the output current and 0φ is the initial phase of . 0i
  
For analysis purposes, the circuit operation cycle is divided into two states, the “off” state and 
the “on” state. The equivalent circuits used to analyze these states are displayed below as Figs. 








Fig. 47  The equivalent circuit for (a) the “off” state. (b) the “on” state. 
  
During the “off” state, the voltage at the gate of transistor is zero, therefore allowing gdR  to act 
like a link between the drain node of the transistor and ground as noted in Fig 47(a). Summing 
the currents at the drain node gives  
  
odL iii +=                                                              (6.2) 
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Placing (8) back into (4) yields the drain voltage equation for the “off” cycle 
  
1 2 2 1 1 3 0 1 4 0(( ) cos( ) ( ) sin( )) sin( ) cos( )
t
doff c c c c DDv e C C t C C t L C t L C t V
α α β β α β β ω ω φ ω ω φ⋅= ⋅ ⋅ + ⋅ ⋅ ⋅ + ⋅ − ⋅ ⋅ ⋅ + ⋅ ⋅ ⋅ ⋅ + − ⋅ ⋅ ⋅ ⋅ + +   (6.12) 
  
During the “on” state, a voltage is applied to the gate node of the MOSFET, therefore turning it 
“on” and allowing it to conduct current through the channel.  The charge built up in  
immediately flows into the transistor, thereby increasing the drain current steadily. From Fig. 
47(b), it can be noted that 
dC
gdR  can cause more current to leak through the channel, thus 
increasing the drain current and drain “on” voltage, which in turn leads to greater power loss 
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Solving (14) results in 
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From equations (12) and (20), the unknowns are found to be C1, C2, C5, C6, I0, φ0. In order to 
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Using the above listed boundary conditions, the unknown coefficients can be solved for 


















=η                                                     (6.28) 
  
where DSP  is the power dissipated through the channel resistance and  is the power d
through the breakdown resistance. 
BDP issipated 
  
The effects of oxide breakdown on PA operation due to the number of fingers experiencing high 
voltage levels are analyzed. The gdR  value used in this circuit depends on the number of fingers 
that have suffered from oxide breakdown effects. The width of the MOSFET can be thought of 
as 700 parallel 10 µm fingers.  Since each finger is in parallel with its neighbors, its 
corresponding gdR  is also in parallel with its neighbors. Therefore, assuming the experimentally 
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found value of 1 kΩ is a standard gdR  value found to exist with each broken down finger, it can 






1                                                            (6.29) 
  
where N = the number of fingers that have suffered from oxide breakdown. 
  
The circuit was first simulated using a fresh transistor model file. The value of gdR  was set to an 
extremely high value to represent an infinite resistance across the oxide layer. The circuit was 
designed to supply 0.25 Watts of output power at an operating frequency of 950 MHz with a 0.9 
V power supply. A finite dc-feed inductor [71] was used instead of an RF choke to help provide 
some relief on the load resistance and supply voltage. The transient waveforms created at the 




Fig. 48  ,minDv Di  and  transient waveforms. Li
  
When the power amplifier was simulated using the fresh transistor model files with no 
breakdown effects included, a drain efficiency (η ) of 90% was achieved at the fundamental. 
After the equivalent RF circuit model and the experimentally generated breakdown model files 
were applied, the drain efficiency at the fundamental dropped to 51% with 100 fingers affected 
by oxide breakdown.  Fig. 49 depicts a comparison between the simulated pre-breakdown and 
post-breakdown drain efficiency values for various frequencies, whereas Fig. 50 displays the 
decline in drain efficiency with respect to the number of fingers suffering from oxide breakdown. 








Fig. 50  Drain efficiency decline versus the number of fingers suffering from oxide breakdown. 
  
One of the main contributors to power loss in a switching mode PA takes place when the 
nonzero switch voltage and the nonzero switch current overlap, thereby dissipating power 
through the transistor.  As noted in [72], as technology scales down, the “on” resistance across 
the transistor tends to become a greater problem.  In Fig. 51(a), the minimum voltage across the 
transistor when the transistor is in its conducting stage is displayed versus various values of 
degraded fingers. As can be noted from the figure,  increases dramatically with an increase 
in oxide breakdown, thereby causing more power to be dissipated through the transistor. Fig. 
51(b) shows the minimum drain voltage across the transistor for various supply voltages. One 
mindV
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can also take note that the drain current increases severely in direct proportion to how many 
fingers have been degraded. Fig. 52 shows a drain current transient plot of a fresh transistor 
compared to that of on suffering from 100 degraded fingers. From the figure, it can be found that 
close to a 3 mA difference exists between the drain current of the fresh transistor in comparison 
to that of the degraded transistor for the entire “on” state. Fig. 53(a) displays how an increase in 
the number of fingers affected by oxide breakdown leads to an increase in the degradation of the 








Fig. 51  Minimum drain voltage ( Dv  during the “on” state) versus (a) number of degraded 













Fig. 53  Output power versus (a) number of degraded fingers, and (b) power supply. 
  
6.6.3 Conclusion 
A new circuit model was proposed in order to take into account the effects oxide breakdown has 
on the operation of a class-E power amplifier.  Analytical equations have been derived for the 
new circuit model to describe the operation of the circuit under various degrees of degradation.  
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It was shown that as the number of fingers affected by oxide breakdown increases the output 
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